
Sequential Circuits

Chapter 4
S. Dandamudi

Outline

- Introduction
- Clock signal
 - * Propagation delay
- Latches
 - * SR latch
 - * Clocked SR latch
 - * D latch
 - * JK latch
- Flip flops
 - * D flip flop
 - * JK flip flop
- Example chips
- Example sequential circuits
 - * Shift registers
 - * Counters
- Sequential circuit design
 - * Simple design examples
 - » Binary counter
 - » General counter
 - * General design process
 - » Examples
 - Even-parity checker
 - Pattern recognition

Introduction

- Output depends on current as well as past inputs
 - * Depends on the history
 - * Have “memory” property
- Sequential circuit consists of
 - » Combinational circuit
 - » Feedback circuit
- * Past input is encoded into a set of state variables
 - » Uses feedback (to feed the state variables)
 - Simple feedback
 - Uses flip flops

2003


© S. Dandamudi

Chapter 4: Page 3

To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.

Introduction (cont'd)

Main components of a sequential circuit



2003


© S. Dandamudi

Chapter 4: Page 4


To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.

Introduction (cont'd)

- Feedback circuit can be
 - * A simple interconnection some outputs to input, or
 - * A combinational circuit with “memory” property
 - » Uses flip-flops we discuss later
- Feedback can potentially introduce instability



(a) Stable circuit



(b) Unstable circuit

2003

© S. Dandamudi

Chapter 4: Page 5

To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.

Clock Signal

- Digital circuits can be operated in
 - * Asynchronous mode
 - » Circuits operate independently
 - Several disadvantages
 - * Synchronous mode
 - » Circuits operate in lock-step
 - » A common clock signal drives the circuits
- Clock signal
 - * A sequence of 1s and 0s (ON and OFF periods)
 - * Need not be symmetric


2003

© S. Dandamudi


Chapter 4: Page 6

To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 2003.


Clock Signal (cont'd)



(a) Symmetric



(b) Smaller ON period



(c) Smaller OFF period

2003

© S. Dandamudi

Chapter 4: Page 7

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Clock Signal (cont'd)

- Clock serves two distinct purposes
 - * Synchronization point
 - » Start of a cycle
 - » End of a cycle
 - » Intermediate point at which the clock signal changes levels
 - * Timing information
 - » Clock period, ON, and OFF periods
- Propagation delay
 - * Time required for the output to react to changes in the inputs


2003

© S. Dandamudi

Chapter 4: Page 8

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Clock Signal (cont'd)



2003

© S. Dandamudi


Chapter 4: Page 9

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.


Latches

- Can remember a bit
- Level-sensitive (not edge-sensitive)

A NOR gate implementation of SR latch



(a) Circuit diagram



(b) Logic symbol

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	0

(c) Truth table

2003


© S. Dandamudi

Chapter 4: Page 10


To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Latches (cont'd)

- SR latch outputs follow inputs
- In clocked SR latch, outputs respond at specific instances
 - * Uses a clock signal



(a) Circuit diagram



(b) Logic symbol

2003


© S. Dandamudi

Chapter 4: Page 11


To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Latches (cont'd)

- D Latch
 - * Avoids the SR = 11 state



(a) Circuit diagram



(b) Logic symbol

D	Q_{n+1}
0	0
1	1

(c) Truth table

2003

© S. Dandamudi


Chapter 4: Page 12

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Flip-Flops

- Edge-sensitive devices
 - * Changes occur either at positive or negative edges

Positive edge-triggered D flip-flop



2003


© S. Dandamudi

Chapter 4: Page 13

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Flip-Flops (cont'd)

- Notation
 - * Not strictly followed in the literature
 - » We follow the following notation for latches and flip-flops



2003

© S. Dandamudi

Chapter 4: Page 14

To be used with S. Dandamudi, "Fundamentals of Computer Organization and Design," Springer, 2003.

Flip-Flops (cont'd)

JK flip-flop
(master-slave)

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$