|
||||||
|
||||||
| Graduate Thesis 2009 | ||||||
|
Asymmetrical Load-Balancing for Incremental By Todor Pandeliev Fall 2009 A thesis submitted to the Faculty of Graduate Studies and Research in partial fulfillment of the requirements for the degree of Master of Science
Ottawa-Carleton Institute for Computer Science School of Computer Science Carleton University Supervisor: Michiel Smid Co-Supervisor: Richard Dansereau ABSTRACT The Fast Fourier Transform (FFT) is a powerful method in contemporary computing,
with lots of practical applications â from signal processing to cryptography. On multicore
platforms, symmetrical load distribution prevails but has efficiency issues with
locality creating a gap between theoretical arithmetic complexity and actual performance.
Some proposed re-evaluations of Amdahlâs law for parallel speed-up favour
asymmetric multi-processing. The approach taken in this work is therefore to let the
individual processors/cores specialise in parts of the FFT such as butterfly operation,
permuting/transposing, calculating complex roots of unity; thus computation is
asymmetrical even on SMP/CMP. Inter-thread synchronisation employed is spin-lock.
This research contributes: the notion of incrementality inherent in the application,
innovative usage of a shared heap to hold twiddle-factors, and best known arithmetic
complexity of computing these. The solution suits hard to predict problem sizes, on the
up to 9 cores that the multi-core industry delivers nowadays (9 in IBMâs CellBE).
THESIS DOWNLOAD [ TH_msc_2009_pandeliev_0003.pdf ] |
||||||
|